

Bounds on Pseudoexhaustive Test Lengths

Rajagopalan Srinivasan, *Member, IEEE*, Sandeep K. Gupta, *Member, IEEE*,
and Melvin A. Breuer, *Fellow, IEEE*

Abstract—Pseudoexhaustive testing involves applying all possible input patterns to the individual output cones of a combinational circuit. Based on our new algebraic results, we have derived both generic (cone-independent) and circuit-specific (cone-dependent) bounds on the minimal length of a test required so that each cone in a circuit is exhaustively tested. For any circuit with five or fewer outputs, and where each output has k or fewer inputs, we show that the circuit can always be pseudoexhaustively tested with just 2^k patterns. We derive a tight upper bound on pseudoexhaustive test length for a given circuit by utilizing the knowledge of the structure of the circuit output cones. Since our circuit-specific bound is sensitive to the ordering of the circuit inputs, we show how the bound can be improved by permuting these inputs.

Index Terms—LFSR, pseudoexhaustive testing, test length bound.

I. INTRODUCTION

EXHAUSTIVE testing of a combinational circuit involves exercising the circuit with all possible input patterns. Exhaustive testing provides comprehensive fault coverage by ensuring detection of all detectable combinational faults in the circuit, where a *combinational fault* is a fault that does not manifest in any sequential behavior and is testable with a single input pattern. The test time associated with exhaustive testing increases exponentially with the number of inputs to the circuit. For circuits with a large number of inputs, exhaustive testing is very time consuming and may not be practical.

Pseudoexhaustive testing of a combinational circuit involves exercising the individual output cones of the circuit with all possible input patterns [1]. An *output cone* consists of all logic that feeds an output. Pseudoexhaustive testing provides full coverage of all detectable combinational faults within the individual output cones, and all detectable multiple stuck-at faults in the circuit. The test time associated with pseudoexhaustive testing is typically much lower than that for exhaustive testing.

Consider a combinational circuit with n inputs and m outputs. An output cone is said to *depend* on an input if there exists at least one path from that input to the output. The number of inputs on which an output cone depends is referred to as the *size* of the cone. Let k be the maximum

Manuscript received April 12, 1996; revised September 30, 1997. This work was supported by the Advanced Research Projects Agency and monitored by the Federal Bureau of Investigation under Contract JFBI90092.

R. Srinivasan is with the Engineering Research Center of Lucent Technologies Bell Laboratories, Princeton, NJ 08542 USA.

S. K. Gupta and M. A. Breuer are with the Department of Electrical Engineering—Systems, University of Southern California, Los Angeles, CA 90089 USA.

Publisher Item Identifier S 1063-8210(98)05980-0.




Fig. 1. TPG structures (a) LFSR/XOR and (b) LFSR/SR.

size of the m output cones. The circuit is characterized as an (n, m, k) circuit. Pseudoexhaustive testing involves applying exhaustive tests to the m output cones. Generation of an optimal (minimum) pseudoexhaustive test set for an (n, m, k) circuit is a hard problem. The pseudoexhaustive test length is bounded below and above by 2^k and 2^n , respectively. Estimation of realistic tight upper bound on the pseudoexhaustive test length is a very useful measure during the evaluation of test strategies for a circuit.

We have derived provable upper bounds on pseudoexhaustive test lengths. The bounds can be classified into two categories, viz. *generic bounds* and *circuit-specific bounds*. Generic bounds are independent of circuit output cone structure. Circuit-specific bounds utilize the structural information about the cones. Circuit-specific bounds are tighter than generic bounds.

Autonomous linear feedback shift registers (LFSR's) [2] are widely used to generate pseudoexhaustive test sets. LFSR's are characterized by their feedback connections represented as *polynomials*. For a nonzero initial state, the *period* of an LFSR is the number of states generated prior to repeating the initial state. An LFSR with n stages is said to be of *maximal length* if it has a period of $2^n - 1$ states. Maximal length LFSR's have *primitive* feedback polynomials, and are utilized by most pseudoexhaustive test pattern generators. Maximal length LFSR's can be modified to generate the all-zero state. Pseudoexhaustive test pattern generators (TPG's) that generate minimal length tests and/or utilize minimal hardware can be designed by utilizing knowledge about the circuit output cone structures. Examples of circuit-specific TPG's include LFSR/XOR's [3] and [4], LFSR/SR's [5] and [6], and other structures proposed in [7]–[10]. An LFSR/XOR structure is composed of a maximal length LFSR and an XOR network. An LFSR/SR structure is composed of a maximal length LFSR and a shift register (SR). These circuit-specific TPG structures are shown in Fig. 1.

A *test signal* is the unique sequence of binary values applied at a circuit input. A maximal length LFSR based on a primitive polynomial of degree k generates k linearly independent test signals from its k stages. An output cone of size k can be exhaustively tested with k linearly independent test signals. However, it may not be possible to concurrently test all the m output cones of an (n, m, k) circuit with k test signals because of conflicting input requirements among the cones. Thus the number of independent test signals required for pseudoexhaustive testing of an (n, m, k) circuit is bounded below and above by k and n , respectively.

We have derived new algebraic results on vector spaces that are used in our bound computation. An upper bound on test length is computed as the number of independent test signals that are sufficient for pseudoexhaustive testing of a given circuit. We have shown that any circuit with five or less outputs, with each output being driven by k or less inputs, can always be pseudoexhaustively tested with just 2^k patterns. Previously this conclusion was known to be true for all circuits having two or less outputs. Additionally, we have derived tight upper bounds on pseudoexhaustive test lengths generated by circuit-specific TPG structures such as LFSR/XOR's and LFSR/SR's. These bounds are sensitive to the ordering of the circuit inputs. We have also developed an efficient method to permute the circuit inputs to obtain the best improvement on the cone-dependent bounds. The quality of these bounds are demonstrated by comparing them to existing bounds [3], [5].

The paper is organized as follows. Section II deals with algebraic results on vector spaces. The generic (cone-independent) bounds are derived in Section III. Section IV deals with the circuit-specific (cone-dependent) bounds and their improvements by allowing for the permutation of inputs. The conclusions are presented in the last section. The main body of the paper contains only the sketches for the proofs of all lemmas and theorems and the appendix contains the detailed proofs of selected lemmas and theorems. The detailed proofs of all lemmas and theorems can be found in [11].

II. ALGEBRAIC RESULTS

We first present the definitions used in the bound computations including the concept of a vector space under modulo-2 addition operation (denoted as $+$) over the Galois field $\text{GF}(2)$. The modulo-2 addition operation satisfies the group properties such as commutativity, associativity and existence of additive inverses. The Galois field $\text{GF}(2)$ forms a field with respect to modulo-2 addition and modulo-2 multiplication operations and satisfies all the standard axioms defined for a vector space.

Definition 1 (Vector Space):

- A nonempty set S is a *vector space* over $\text{GF}(2)$ if S is closed under modulo-2 addition.
- The *linear span* of a nonempty set B , denoted as $L(B)$, is the set of all linear combinations (modulo-2 addition) of elements in B .
- Any subset B of space S is a *basis* of S if B consists of linearly independent elements and $L(B) = S$.
- The *dimension* of a vector space S spanned by a basis B equals $|B|$.

Example 1: Consider the set $S = \{0, 1, x, 1+x, x^2, 1+x^2, x+x^2, 1+x+x^2\}$. The set S is closed under modulo-2 addition and hence forms a vector space. The set $B_1 = \{1, x, x^2\}$ consists of linearly independent elements and $L(B_1) = S$. Thus B_1 forms a basis of S and the dimension of S equals $|B_1| = 3$. The set $B_2 = \{1, 1+x, 1+x^2\}$ forms another basis of S .

Definition 2 (Operations Between Vector Spaces):

- The *direct sum* of two spaces S_1 and S_2 , denoted as $S_1 \oplus S_2$, equals $\{s_1 + s_2 \mid s_1 \in S_1, s_2 \in S_2\}$.
- The *set union* of two spaces S_1 and S_2 , denoted as $S_1 \cup S_2$, equals $\{s \mid s \in S_1 \text{ or } s \in S_2\}$.
- The *set intersection* of two spaces S_1 and S_2 , denoted as $S_1 \cap S_2$, equals $\{s \mid s \in S_1 \text{ and } s \in S_2\}$.

Example 2: For vector space $S = \{0, 1, x, 1+x, x^2, 1+x^2, x+x^2, 1+x+x^2\}$, consider two distinct subspaces $S_1 = \{0, 1, x, 1+x\}$ and $S_2 = \{0, 1, x^2, 1+x^2\}$ contained in S . The direct sum operation between S_1 and S_2 , $S_1 \oplus S_2 = \{0, 1, x, 1+x, x^2, 1+x^2, x+x^2, 1+x+x^2\} = S$. The set union operation between S_1 and S_2 is $S_1 \cup S_2 = \{0, 1, x, 1+x, x^2, 1+x^2\} \neq S$ and is not a vector space. The set intersection operation between S_1 and S_2 , $S_1 \cap S_2 = \{0, 1\}$, forms a subspace.

Conventional algebraic theory deals with direct sum operation between vector subspaces. In contrast, our bound computations are based on set union and intersection operations between subspaces. We have derived algebraic results regarding set union and intersection operations between subspaces that differ from classical results in linear algebra. The following results characterize some properties of subspaces contained in a vector space that are used in the subsequent proofs.

Lemma 1: Consider a k -dimensional space S and any two distinct subspaces S_1 and S_2 of dimensions k_1 and k_2 contained in S . The set $S_1 \cap S_2$ is a subspace contained in S and consists of at least $\lceil 2^{k_1+k_2-k} \rceil$ elements.

Corollary 1: Consider a k -dimensional space S and any two distinct $(k-1)$ -dimensional subspaces S_1 and S_2 contained in S . The set $S_1 \cap S_2$ is a $(k-2)$ -dimensional subspace contained in S .

Lemma 2: A k -dimensional space is composed of at least $(2^i + 1)$ distinct subspaces of dimensions less than or equal to $(k-i)$, where $1 \leq i \leq (k-1)$.

Proof Sketch: By considering the minimum overlaps between the subspaces, the result can be derived based on counting arguments. \square

Example 3: Consider the three-dimensional (3-D) vector space $S = \{0, 1, x, 1+x, x^2, 1+x^2, x+x^2, 1+x+x^2\}$ and all of its distinct two-dimensional (2-D) subspaces $S_1 = \{0, 1, x, 1+x\}$, $S_2 = \{0, 1, x^2, 1+x^2\}$, $S_3 = \{0, x, x^2, x+x^2\}$, $S_4 = \{0, 1, x+x^2, 1+x+x^2\}$, $S_5 = \{0, x, 1+x^2, 1+x+x^2\}$, $S_6 = \{0, x^2, 1+x, 1+x+x^2\}$ and $S_7 = \{0, 1+x, 1+x^2, x+x^2\}$. It can be easily verified that $S_i \cup S_j \neq S \forall i, j$ and S is composed of at least three distinct two-dimensional subspaces (e.g., $S_1 \cup S_2 \cup S_4 = S$).

Lemma 3: Consider a k -dimensional space S and any three distinct $(k-1)$ -dimensional subspaces S_1, S_2 and S_3 contained

in S . Let $S^* = S_1 \cap S_2$. The subspace S_3 satisfies the relation $S_1 \cup S_2 \cup S_3 = S$ if and only if $S_1 \cap S_2 \cap S_3 = S^*$.

Example 4: Consider the (3-D) space S and all of its distinct (2-D) subspaces S_1 through S_7 as given in Example 3. Let $S^* = S_1 \cap S_2 = \{0, 1\}$. It can be easily verified that S_4 is the only (2-D) subspace that contains S^* and hence satisfies the relation $S_1 \cup S_2 \cup S_4 = S$.

Lemma 1 gives a condition on the minimum overlap between any two subspaces contained in a k -dimensional space. Lemma 2 specifies the minimum number of distinct subspaces of smaller dimensions contained in a k -dimensional space. Lemma 3 states that the elements of a k -dimensional space S are not entirely covered by the elements of any two distinct $(k-1)$ -dimensional subspaces contained in S . A unique third subspace of dimension no less than $(k-1)$ is required to cover all the elements of S . In fact, Lemma 3 provides an outline for constructing the minimum number of distinct subspaces specified by Lemma 2.

The algebraic results described above form the basic building blocks in proving our results on both generic and circuit-specific bounds. Lemmas 1 and 2 are used in deriving both generic and circuit-specific bounds while Lemma 3 is used in the derivation of generic bounds.

III. GENERIC BOUNDS

For an (n, m, k) circuit, the computation of an upper bound on the pseudoexhaustive test length involves determining the smallest number of independent test signals (say $k^* \geq k$) that are sufficient for pseudoexhaustive testing of the circuit. We shall derive a few important cone-independent bounds on test lengths.

A set of 2^{k^*} distinct test signals can be obtained as linear combinations of k^* independent test signals. The distinct test signals are considered as distinct *residues*. The k^* independent test signals can be considered as a basis of a k^* -dimensional space and the residues can be considered as elements of this space. The k^* independent test signals can be generated using a k^* degree LFSR and linear combinations of these test signals can be obtained by an XOR network. Hence, if for a given (n, m, k) value a bound of k^* test signals is derived, then a TPG consisting of k^* stage LFSR and some XOR gates [12] can generate pseudoexhaustive test set for any (n, m, k) circuit.

A. Basic Results

Consider an (n, m, k) circuit where the n inputs are denoted as θ_i , $i = 1, 2, \dots, n$, and the m outputs as O_j , $j = 1, 2, \dots, m$. We first summarize some previously known results that, along with the above algebraic results, form the foundation for our bound computation.

Definition 3: The inputs can be *partitioned* into m sets I_1, I_2, \dots, I_m such that I_i denotes the set of inputs that drive exactly i outputs of the circuit.

Definition 4: A residue r is said to be a *proper residue* with respect to a set of residues R if r is linearly independent with respect to the residues in R . Residue r is said to be a *prohibited*




Fig. 2. An $(6,6,3)$ example circuit.

residue with respect to R if r is a linear combination of a subset of residues in R .

Theorem 1 [5]: An output cone will be exhaustively tested if and only if the inputs driving it are assigned proper residues.

For an (n, m, k) circuit we need to assign proper residues to the circuit inputs from a k^* -dimensional space, where $k^* \geq k$, such that the residues assigned to the inputs driving any output cone are linearly independent. The bound computation involves guaranteeing the availability of proper residues (elements) for all circuit inputs from the k^* -dimensional space.

Definition 5: Output O_i is said to *dominate* output O_j if each input that drives O_j also drives O_i . Output O_i is said to be a *dominating* output if it is not dominated by any other output.

Lemma 4: It is sufficient to consider only the dominating outputs of the circuit for determining pseudoexhaustive test lengths.

Proof: Let an output O_i dominate another output O_j in a circuit. Proper residue assignment to the set of inputs driving O_i ensures exhaustive testing for both output cones O_i and O_j . Hence there is no need to consider residue assignments separately for O_j . \square

Definition 6: A circuit is said to be *reduced* if none of its outputs is dominated by any other output.

Any given circuit can be reduced by ignoring all of its dominated outputs. In practice, these cone-independent bounds can be applied to circuits whose cone information is available. The reduction of an (n, m, k) circuit gives an (n, m', k) reduced circuit, where $m' \leq m$. The application of the following cone-independent bounds to the reduced (n, m', k) circuit can provide tighter bounds on test length. Henceforth, we shall consider only reduced circuits.

Example 5: Consider the $(6, 6, 3)$ circuit shown in Fig. 2. The inputs can be partitioned as follows: $I_6 = I_5 = \{\}$, $I_4 = \{\theta_5\}$, $I_3 = \{\theta_1, \theta_2, \theta_3, \theta_4\}$, $I_2 = \{\theta_6\}$ and $I_1 = \{\}$. The circuit is a reduced circuit as none of its outputs is dominated by any other output.

While determining a sufficient number of test signals for pseudoexhaustive testing of a circuit, we need to guarantee the availability of proper residues (generated by these test signals) only to a subset of inputs. The remaining inputs are guaranteed of proper residues as stated by Lemma 5. Thus only a subset of inputs need to be considered for bound computation. In all the following results, it is assumed that all the inputs in I_i are assigned residues prior to any input in I_j ($j < i$) is considered.

Lemma 5: For an (n, m, k) circuit, let k^* ($\geq k$) independent test signals be sufficient to assign proper residues for all inputs in I_i for all $i > 2^{k^* - k + 1}$. Then these test signals are




Fig. 3. A (4,6,2) non-MTC circuit.

also sufficient to assign proper residues for all inputs in I_j for all $j \leq 2^{k^* - k + 1}$.

Corollary 2: For an (n, m, k) circuit, let k independent test signals be sufficient to assign proper residues for all inputs in I_i for all $i > 2$. Then these test signals are also sufficient to assign proper residues for all inputs in I_2 and I_1 .

Lemma 5 and its corollary help in reducing the number of inputs that need to be considered while determining the upper bound on pseudoexhaustive test length.

Definition 7 [1]: An (n, m, k) circuit is said to be *maximal test concurrent (MTC)*, if it can be pseudoexhaustively tested with k independent test signals.

Any (n, m, k) circuit needs at least k test signals due to its maximum cone size. If $m < 3$, then the circuit inputs can only be partitioned into I_2 and I_1 . Thus Corollary 2 directly leads to the following theorem (inferred from [1]).

Theorem 2 [1]: Any (n, m, k) circuit with $m < 3$ is a MTC circuit.

We consider assigning linear combinations of test signals to inputs that are not considered in [1]. Our method can be interpreted as a generalization of [1] and helps in reducing the total number of independent test signals required for pseudoexhaustive testing of a circuit. The above results will now be used to derive several new results including a stronger version of Theorem 2.

B. Results on MTC Circuits

Lemma 6: For an (n, m, k) circuit with $m < 6$, let k independent test signals be sufficient to assign proper residues for all inputs in I_5 and I_4 . Then these test signals are also sufficient to assign proper residues for all inputs in I_3 .

By justifying the elimination of the assumption made in Lemma 6, a much stronger result can be obtained as given by Theorem 3.

Theorem 3: Any (n, m, k) circuit with $m < 6$ is a MTC circuit.

Theorem 3 states that any five output circuit is a MTC circuit. The result is independent of the number of inputs and the maximum cone sizes of the circuits. Our result is a significant improvement over the well known result that any two output circuit is a MTC circuit (refer to Theorem 2).

Example 6 illustrates a six output non-MTC circuit where every input drives exactly three outputs. The example illustrates the strictness of both Lemma 6 and Theorem 3.

Example 6: Consider the (4, 6, 2) circuit driven by inputs $\{\theta_1, \theta_2, \theta_3, \theta_4\}$ as shown in Fig. 3. Though each of the outputs depend exactly on two inputs, the circuit is not a MTC circuit

TABLE I
BOUNDS ON TEST LENGTHS FOR (n, m, k) CIRCUIT

Number of Test Signals	Number of outputs		
	Akers [3]	Theorem 4	Conjecture 1
k	1	2	5^\dagger
$k + 1$	2	4	9
$k + 2$	4	8	17
$k + 3$	8	16	33
...
k^*	$2^{k^* - k}$	$2^{k^* - k + 1}$	$2^{k^* - k + 2} + 1$

(\dagger — proven by **Theorem 3**)

and needs three independent test signals (say $1, x, x^2$). Inputs θ_1 through θ_4 can be assigned residues $1, x, 1 + x$ and x^2 respectively.

C. Results on (n, m, k) Circuits

The following section, containing Theorems 4 and 5 and Conjecture 1, summarizes our generic bounds on (n, m, k) circuits. It should be noted that circuits with more than five outputs can be MTC circuits.

Theorem 4: For any (n, m, k) circuit, let k^* ($\geq k$) be the smallest number satisfying the following inequality

$$m \leq 2^{k^* - k + 1}. \quad (1)$$

Then k^* independent test signals are sufficient for pseudoexhaustive testing of the circuit.

Proof: Since the circuit has at most $2^{k^* - k + 1}$ outputs, any input can drive at most $2^{k^* - k + 1}$ outputs. From Lemma 5 we know that all inputs that drive at most $2^{k^* - k + 1}$ outputs can be assigned proper residues by k^* independent test signals. \square

Theorem 5: For any (n, m, k) circuit, our bound on the number of independent test signals for pseudoexhaustive testing given by Theorem 4 is tighter than the bound derived in [3].

Proof: In [3], it is shown that $m \leq 2^{k^* - k}$. \square

Conjecture 1: For an (n, m, k) circuit, let k^* ($\geq k$) be the smallest number satisfying the following inequality

$$m \leq 2^{k^* - k + 2} + 1. \quad (2)$$

Then k^* independent test signals are sufficient for pseudoexhaustive testing of the circuit.

Conjecture 1 is true for MTC circuits since any (n, m, k) circuit with $m \leq 5$ is an MTC circuit as per Theorem 3.

Table I shows three upper bounds on the number of outputs for an (n, m, k) circuit that can be pseudoexhaustively tested with the number of test signals given in the first column. For example, any (n, m, k) circuit with at most four outputs can be pseudoexhaustively tested with $(k + 2)$ test signals according to the bound derived in [3]. Theorem 4 states that $(k + 1)$ test signals are sufficient for pseudoexhaustive testing of any (n, m, k) circuit with $m \leq 4$. Conjecture 1 states that k test signals are sufficient for the same circuit. For a given number of test signals (say k^*), we guarantee exhaustive

TABLE II
GENERIC AND CIRCUIT-SPECIFIC BOUNDS FOR ISCAS BENCHMARK CIRCUITS

ISCAS Bmrk Ckt	Original (n, m, k) Ckt	Reduced (n, m', k) Ckt	Generic Bounds			Circuit Specific Bounds				
			Akers	Thm	Cjt	LFSR/XOR		LFSR/SR		
			[3]	4	1	DP	BP	Brzl [5]	DP	GP
c432	(56,27,20)	(56,20,20)	25	24	23	20	20	31	28	26
c499	(49,40,14)	(49,40,14)	20	19	18	16	14	25	23	22
c880	(70,36,17)	(70,29,17)	22	21	20	18	17	28	26	25
c1355	(49,40,14)	(49,40,14)	20	19	18	16	14	25	23	22
c1908	(47,39,20)	(47,26,20)	25	24	23	20	20	31	27	26
c2670	(262,169,20)	(262,117,20)	27	26	25	20	20	35	30	29
c3540	(108,80,20)	(108,57,20)	26	25	24	21	20	33	31	30
c5315	(215,160,20)	(215,91,20)	27	26	25	21	20	35	32	31
c6288	(99,98,20)	(99,39,20)	26	25	24	22	21	32	30	30
c7552	(286,187,20)	(286,69,20)	27	26	25	20	20	35	32	30
s27	(7,2,6)	(7,2,6)	7	6	6	6	6	7	7	6
s208	(19,10,18)	(19,3,18)	19	19	18†	18	18	19	19	18
s298	(17,19,8)	(17,10,8)	12	11	10	9	8	16	14	13
s344	(24,21,13)	(24,9,13)	17	16	14	13	13	21	18	15
s349	(24,21,13)	(24,9,13)	17	16	14	13	13	21	18	15
s382	(24,15,14)	(24,10,14)	18	17	16	14	14	22	19	18
s386	(13,6,12)	(13,2,12)	13	12	12	12	12	13	13	12
s420	(35,18,34)	(35,5,34)	35	35	34†	34	34	35	35	34
s444	(24,15,14)	(24,10,14)	18	17	16	14	14	22	18	14
s510	(25,5,20)	(25,2,20)	21	20	20	20	20	25	24	20
s526	(24,24,14)	(24,10,14)	18	17	16	14	14	22	18	14
s641	(50,35,28)	(50,23,28)	33	32	31	28	28	39	33	31
s713	(50,35,28)	(50,23,28)	33	32	31	28	28	39	33	31
s820	(23,15,21)	(23,3,21)	23	22	21†	21	21	23	23	21
s832	(23,15,21)	(23,3,21)	23	22	21†	21	21	23	23	21
s838	(67,34,66)	(67,9,66)	67	67	67	66	66	67	67	66
s953	(22,20,18)	(22,6,18)	21	20	19	18	18	22	22	18

(† — proven by Theorem 3)

testing of twice the number of output cones (Theorem 4) and possibly four times the number of output cones (Conjecture 1) compared to the number of output cones guaranteed by the bound in [3].

Table II presents the generic (cone-independent) bounds on pseudoexhaustive test lengths for the partitioned versions of ISCAS combinational benchmark circuits [13] and unpartitioned versions of a few ISCAS sequential benchmark circuits [14]. The combinational benchmark circuits are partitioned using our partitioning procedure [15] such that the output cones are driven by 20 or less inputs. Columns 2 and 3 present the original (n, m, k) and reduced (n, m', k) characteristics of these circuits. The next three columns present the generic bounds on pseudoexhaustive test lengths (in terms of the number of independent test signals) based on Akers' results [3] and our results given by Theorem 4 and Conjecture 1. From Table II, it is evident that our bounds are tighter.

IV. CIRCUIT-SPECIFIC BOUNDS

For an overwhelming majority of circuits, we can utilize the information about cone dependencies to derive a bound on the number of independent test signals required for pseudoexhaustive testing. Circuit-specific bounds are tighter than the generic bounds derived earlier. We shall derive bounds for both LFSR/XOR and LFSR/SR structures and show that our bounds are better than those derived in [3] and [5].

Consider an (n, m, k) circuit along with the notation that input θ_i is assigned a unique index π_i , where $1 \leq \pi_i \leq n$. A permutation of inputs is specified completely by the n -tuple

$(\pi_1, \pi_2, \dots, \pi_n)$. The default permutation is given by $\pi_i = i$ for $\theta_i, i = 1, 2, \dots, n$. We shall assume the default permutation of inputs unless stated otherwise.

The input dependencies for an output is represented by an ordered set of inputs. The inputs are arranged in the ordered set in increasing order of their indexes. Consider output O_j being driven by k inputs $\theta_{i_1}, \theta_{i_2}, \dots, \theta_{i_k}$. Let $1 \leq i_1 < i_2 < \dots < i_k \leq n$. Under the default permutation of inputs, the input dependencies for O_j is represented by the ordered set $\{\theta_{i_1}, \theta_{i_2}, \dots, \theta_{i_k}\}$. Let $p_{i,j}$ denote the position of θ_i in the ordered dependency set for O_j . If θ_i drives O_j , then $1 \leq p_{i,j} \leq k$, otherwise $p_{i,j} = 0$. Let $p_i^* = \max\{p_{i,1}, p_{i,2}, \dots, p_{i,m}\}$ denote the maximum position in which θ_i occurs among the input dependencies for all m outputs. Let $f_{i,j}$ be a boolean variable such that $f_{i,j} = 1$ if $p_{i,j} > 0$ and $f_{i,j} = 0$ if $p_{i,j} = 0$. Let $f_i^* = \sum_{j=1}^m f_{i,j}$ denote the number of occurrences (frequency) of θ_i among all m outputs. The notation is illustrated in the following example.

Example 7: Consider the (6,6,3) circuit shown in Fig. 2. Let us assume the default permutation where θ_i is assigned index $\pi_i = i$. The input dependencies for the six outputs are

$$\begin{aligned} O_1 &:: \theta_1 \theta_2 \theta_3 & O_2 &:: \theta_1 \theta_3 \theta_4 & O_3 &:: \theta_2 \theta_3 \theta_5 \\ O_4 &:: \theta_2 \theta_4 \theta_5 & O_5 &:: \theta_1 \theta_5 \theta_6 & O_6 &:: \theta_4 \theta_5 \theta_6. \end{aligned}$$

Input θ_2 appears in second position for O_1 and first positions for O_3 and O_4 . Thus, for θ_2 we have $p_{2,j}$ values ($j = 1, 2, \dots, 6$) of 2, 0, 1, 1, 0 and 0, respectively, and $f_{2,j}$ values

($j = 1, 2, \dots, 6$) of 1, 0, 1, 1, 0 and 0, respectively. Hence, $p_2^* = 2$ and $f_2^* = 3$.

A. LFSR/XOR's

We shall derive tight upper bounds for the test sets generated by LFSR/XOR structures for a given (n, m, k) circuit. The circuit cones are described in terms of the parameters defined above. Since these bounds are derived based on the ordering of the circuit inputs, we shall determine the best permutation of inputs to achieve the best improvement of these bounds.

1) Bounds Based on Default Permutation:

Theorem 6: For an (n, m, k) circuit, let $p_{i,j}$, p_i^* and $f_{i,j}$ be the circuit parameters (defined earlier) characterizing the cone dependencies. Let k^* be the smallest integer satisfying the following inequality for all inputs θ_i , $1 \leq i \leq n$

$$\lceil 2^{2p_i^* - 2 - k^*} \rceil + \sum_{j=1}^m f_{i,j} \{2^{p_{i,j} - 1} - \lceil 2^{p_i^* + p_{i,j} - 2 - k^*} \rceil\} < 2^{k^*}. \quad (3)$$

Then k^* independent test signals are sufficient for pseudoexhaustive testing of the circuit.

Theorem 7: The cone dependent bound on the number of independent test signals given by Theorem 6 is tighter than the cone independent bound given by Theorem 4.

Proof: It is enough to show that the cone independent bound can be derived by assuming the worst case in the derivation of cone dependent bound. For an input θ_i with $p_{i,j} = k$ for all m outputs, we have $p_i^* = k$ and Inequality (3) simplifies to

$$\begin{aligned} \lceil 2^{2k - 2 - k^*} \rceil + m \times (2^{k-1} - \lceil 2^{2k - 2 - k^*} \rceil) &< 2^{k^*} \\ \Rightarrow (m - 1)(2^{k-1} - \lceil 2^{2k - 2 - k^*} \rceil) &< 2^{k^*} - 2^{k-1} \\ \Rightarrow m &\leq 2^{k^* - k + 1}. \quad \square \end{aligned}$$

2) *Improvement on Bounds by Permutation:* Given an (n, m, k) circuit, the bound on the number of independent test signals given by Theorem 6 can be improved by allowing the permutation of inputs. We shall describe a permutation algorithm that assigns unique indexes to circuit inputs resulting in low (high) $p_{i,j}$ values for inputs driving many (few) outputs. The algorithm modifies the circuit parameters (that characterizes the cone dependencies) and allows Inequality (3) to be satisfied for a smaller value of k^* .

Algorithm XORBound:

Input: Output cone dependencies of (n, m, k) circuit.

Output: Upper bound on the number of independent test signals k^* ($\geq k$).

- 1) Determine all dominating outputs and consider only the reduced circuit.
- 2) $k^* \leftarrow k$. /* k^* is the number of independent test signals */
- 3) Determine f_i^* for input $\theta_i \forall i = 1, 2, \dots, n$. /* determine the input frequencies */
- 4) $\pi_i \leftarrow 0 \forall i = 1, 2, \dots, n$; $n^* \leftarrow n$. /* initialize the indexes of inputs and n^* is the current highest index */

- 5) For each unassigned θ_i do
 - a) If $f_i^* \leq 2^{k^* - k + 1}$ then $\{\pi_i \leftarrow n^*; n^* \leftarrow n^* - 1\}$
- 6) While n^* is decremented do
 - a) For each unassigned θ_i do
 - i. $\pi_i \leftarrow n^*$.
 - ii. Check the satisfiability of Inequality (3) for θ_i .
 - iii. If the Inequality is satisfied then $n^* \leftarrow n^* - 1$; else $\pi_i \leftarrow 0$.
- 7) If $n^* > 0$ then
 - a) If $k^* = n$, go to Step 8).
 - b) $k^* \leftarrow k^* + 1$; Go to Step 4).
- 8) Output the number of test signals (k^*).

The algorithm *XORBound* determines a minimal number of independent test signals that are sufficient for pseudoexhaustive testing of a given circuit. Lemma 4 enables us to consider only dominating outputs for determining the bound on test length. Lemma 5 states that a set of k^* test signals guarantees proper residues for each input that drives at most $2^{k^* - k + 1}$ outputs and hence all these inputs are assigned highest possible indexes. From the remaining set of unassigned inputs, an input (say θ_i) is assigned the current highest index (n^*) provided it satisfies Inequality (3). The $p_{i,j}$ values for θ_i are determined based on the fact that the remaining unassigned inputs can have indexes only less than n^* . The unassigned inputs are repeatedly considered for assignment until there is no decrease in the value of n^* . Any further existence of unassigned inputs mandates an increment to the number of test signals and an iteration of the entire algorithm.

The complexity of the algorithm can be computed as follows. Every iteration of the *while* loop results in assigning proper indexes to one or more inputs. The number of iterations of the *while* loop is bounded above by $n(n+1)/2$ since every iteration can result in assigning a proper index to only one input. The satisfiability check for input θ_i involves determining $p_{i,j}$ values for all m outputs. Thus the complexity of the *while* loop is given by $O(mn^2)$. The number of iterations of the entire algorithm is bounded above by $(n-k)$. Thus the complexity of the algorithm is given by $O(mn^3)$.

In general, considering all permutations of inputs and using Theorem 6 for determining the tightest possible bound has exponential complexity. The following theorem states that our permutation algorithm of polynomial complexity is sufficient to find the tightest possible bound using Theorem 6.

Theorem 8: Algorithm *XORBound* is of polynomial complexity and determines the tightest possible bound on the number of test signals that can be achieved using Theorem 6.

Proof Sketch: It will suffice to show that algorithm *XORBound* results in a minimum subset of inputs that are not assigned indexes after the completion of the *while* loop. This can be proven by contradiction on the minimality of the set of unassigned inputs. \square

Example 8: Consider the (6,6,3) circuit described in Example 5. Akers' bound requires six test signals. Our bound using Inequality (3) without allowing a permutation of inputs requires four signals. Applying the algorithm *XORBound* reduces our bound to three test signals. The circuit can be tested

with three independent test signals. Residues $\{1, x, x^2, 1+x, 1+x^2, x\}$ are assigned to inputs 1–6, respectively.

3) *Experimental Results*: Table II presents the circuit-specific (cone-dependent) bounds on test lengths for LFSR/XOR's for the ISCAS benchmark circuits [13], [14]. Columns 7 and 8 present the bounds on test lengths (in terms of the number of independent test signals) by considering the reduced circuits. The cone-dependent bounds with the default permutation (column DP) of inputs are determined using Theorem 6. The algorithm *XORBound* achieves tighter bounds on pseudoexhaustive test lengths by determining one of the best permutation (column BP) of inputs. The improvement of the bounds by allowing permutation of inputs is evident from the table. The circuit-specific bounds determined by allowing for the permutation of inputs are optimal for all these circuits except for circuit c6288.

B. LFSR/SR's

An (n, m, k) circuit can be pseudoexhaustively tested by a simple LFSR/SR if there exists a primitive feedback polynomial of degree $k^* (\geq k)$ such that the residues assigned to the inputs driving each output are linearly independent as stated by Theorem 1.

Definition 8: The primitive feedback polynomial of an LFSR/SR considered for a given circuit is said to be *inapplicable* if the polynomial results in a set of linearly dependent residues for the set of inputs driving some output of the circuit.

Theorem 9 [16]: The total number of primitive polynomials of degree k^* is given by $\Phi(2^{k^*} - 1)/k^*$, where Φ is Euler's phi function.

1) *Bounds Based on Default Permutation*: Assume the default permutation of inputs where input θ_i is fed by the i th stage of an LFSR/SR. Input θ_i is assigned the residue $x^i \bmod P(x)$, where $P(x)$ is the primitive feedback polynomial of the LFSR/SR.

Theorem 10: For an (n, m, k) circuit, let $p_{i,j}$ and $f_{i,j}$ be the circuit parameters (defined earlier) characterizing the cone dependencies. Let k^* be the smallest integer satisfying the following inequality:

$$\sum_{j=1}^m \sum_{i=k^*}^n i \times f_{i,j} (2^{p_{i,j}-1} - 1) < \Phi(2^{k^*} - 1) \approx 2^{k^*} - 1. \quad (4)$$

Then a simple LFSR/SR based on a degree k^* primitive polynomial is sufficient for pseudoexhaustive testing of the circuit.

Theorem 11: For any (n, m, k) circuit, our bound on the degree of LFSR/SR given by Theorem 10 is tighter than the bound derived in [5].

2) *Improvement on Bounds by Permutation*: Given an (n, m, k) circuit, the bound on the degree of the applicable primitive polynomial for an LFSR/SR given by Theorem 10 can be improved by permuting the inputs. We shall attempt to minimize the total number of inapplicable primitive polynomials given by the LHS expression in Inequality (4). Thus, an improvement on the bound can be obtained for the degree of the applicable primitive polynomial for LFSR/SR.

This is similar to the improvement on the bound achieved for LFSR/XOR's.

Algorithm SRBound:

Input: Output cone dependencies of (n, m, k) circuit.

Output: Upper bound on the degree k^* ($\geq k$) of applicable primitive polynomial.

- 1) Determine all dominating outputs and consider only the reduced circuit.
- 2) $k^* \leftarrow k$.
/* k^* is the degree of the primitive polynomial */
- 3) Assign indexes to inputs according to the input permutation determined by the algorithm *XORBound*.
- 4) While Inequality (4) is not satisfied do
 - a) If $k^* = n$, go to Step 5).
 - b) $k^* \leftarrow k^* + 1$.
- 5) Output the degree of the applicable primitive polynomial (k^*).

For a given circuit, the algorithm *SRBound* usually determines an applicable primitive polynomial of smaller degree than the default permutation. Only dominating outputs are considered as per Lemma 4. The input permutation determined by the algorithm *XORBound* is used to minimize the LHS expression of Inequality (4). The satisfiability check involves computing $p_{i,j}$ values for all inputs driving each output. Since the input permutation determined by the algorithm *XORBound* is used again in the algorithm *SRBound*, the complexity of the algorithm *SRBound* is the same as that of the complexity of the algorithm *XORBound*. However, the algorithm *SRBound* for LFSR/SR's does not guarantee the tightest possible bound unlike the algorithm *XORBound* for LFSR/XOR's.

Example 9: Consider again the (6,6,3) circuit described in Example 5. For LFSR/SR's, Barzilai's bound determined by Inequality (5) (see the Appendix) requires eight test signals. The bound computed using Inequality (4) without allowing permutation of inputs requires a primitive polynomial of degree five. The algorithm *SRBound* still requires a degree five polynomial. However, the circuit can be tested with an LFSR/SR using the polynomial $x^4 + x + 1$.

3) *Experimental Results*: Table II also presents the circuit-specific bounds on test lengths for LFSR/SR's for the ISCAS benchmark circuits [13], [14]. The last three columns present the bounds on test lengths (in terms of number of independent test signals) by considering only the reduced circuits. Barzilai's bounds (column Brzl) are determined using Inequality (5) and our bounds with default permutation (column DP) of inputs are determined using Inequality (4). The algorithm *SRBound* results in tighter bounds by using the same good permutation of inputs (column GP) that were originally determined for LFSR/XOR's. The improvement of the bounds by allowing permutation of inputs is evident from the table. It should be noted that our LFSR/SR bounds represent test lengths that are a few orders of magnitude smaller than those given by Barzilai's bounds.

V. CONCLUSION

In this paper we have first derived a few important algebraic results on the set union and intersection operations between

vector subspaces. We have determined 1) the minimum overlap between distinct subspaces and 2) the minimum number of distinct subspaces contained in a vector space. These algebraic results are used in the derivation of the bounds on pseudoexhaustive test lengths.

We have determined a few generic bounds on test lengths that are independent of the structural information about the circuit output cones. We have shown that any circuit with less than six outputs is maximal test concurrent. We have derived an expression for the number of independent test signals that are sufficient for pseudoexhaustive testing of any given (n, m, k) circuit. The expression is based on the number of outputs (m) and the maximum cone size (k) of the circuit.

We have also derived a few circuit-specific bounds utilizing the structural information about the circuit output cones. We have derived tight upper bounds on the test sets generated by LFSR/XOR's and LFSR/SR's and shown that our bounds are better than those derived in [3] and [5]. We have developed algorithms of polynomial complexity to permute circuit inputs to obtain good improvements on these bounds. Our bounds provide good estimates of pseudoexhaustive test lengths and can be used as guiding factors in designing circuit-specific TPG's. The computed theoretical bounds for the partitioned benchmark circuits are close to the pseudoexhaustive test lengths generated by circuit-specific TPG's as reported in [12].

APPENDIX

PROOFS OF SELECTED LEMMAS/THEOREMS

Proof of Lemma 1: Let $S_3 = S_1 \cap S_2$. Consider any two elements a and b such that $a, b \in S_3$. Since $S_3 \subset S_1$ and $S_3 \subset S_2$, we have $a, b \in S_1$ and $a, b \in S_2$. Since S_1 and S_2 are subspaces, we have that $(a + b) \in S_1$ and $(a + b) \in S_2$ implies $(a + b) \in S_3$. Thus, S_3 forms a subspace contained in S . Let x be the dimension of subspace S_3 .

Let S_1, S_2 and S_3 be spanned by the bases B_1, B_2 , and B_3 , respectively. Since $S_3 \subset S_1$ and $S_3 \subset S_2$, we can choose B_1 and B_2 such that $B_3 \subset B_1$ and $B_3 \subset B_2$. Since $|B_1| = k_1, |B_2| = k_2$ and $|B_3| = x$, we have $|B_1 \cup B_2| = |B_1| + |B_2| - |B_1 \cap B_2| = |B_1| + |B_2| - |B_3| = k_1 + k_2 - x$. Let S_4 be the $(k_1 + k_2 - x)$ -dimensional subspace spanned by the basis $B_1 \cup B_2$. Since $S_4 \subseteq S$, we have $k_1 + k_2 - x \leq k$ implying $x \geq k_1 + k_2 - k$. Hence, $S_1 \cap S_2$ is a subspace of dimension at least $(k_1 + k_2 - k)$. Although the term $(k_1 + k_2 - k)$ could be negative, $S_1 \cap S_2$ always contains the additive identity element (zero). Hence, $S_1 \cap S_2$ is a subspace contained in S and has at least $\lceil 2^{k_1 + k_2 - k} \rceil$ elements. \square

Proof of Lemma 3: Since S_1 and S_2 are distinct $(k - 1)$ -dimensional subspaces contained in S , S^* is a $(k - 2)$ -dimensional subspace as per Corollary 1. Consider an element a such that $a \in S_1$ and $a \notin S^*$. Let $T_1 = \{a + s \mid \forall s \in S^*\}$. Then we have $T_1 \subset S_1$ and $|T_1| = |S^*| = 2^{k-2}$. The set $S^* \cap T_1 = \emptyset$ since $a \notin S^*$. The set $S^* \cup T_1$ contains 2^{k-1} elements and hence $S^* \cup T_1 = S_1$. Consider another element b such that $b \in S_2$ and $b \notin S^*$. Let $T_2 = \{b + s \mid \forall s \in S^*\}$. Then we have $T_2 \subset S_2$ and $|T_2| = |S^*| = 2^{k-2}$. The set $S^* \cap T_2 = \emptyset$ since $b \notin S^*$. The set $S^* \cup T_2$ contains 2^{k-1} elements and hence $S^* \cup T_2 = S_2$. The Venn diagram of these




Fig. 4. A vector space and its subspaces and cosets.

sets are shown in Fig. 4. Thus, we have

$$\begin{aligned} S_1 &= S^* \cup \{a + s \mid \forall s \in S^*\} = S^* \cup T_1 \\ S_2 &= S^* \cup \{b + s \mid \forall s \in S^*\} = S^* \cup T_2 \\ S_1 \cup S_2 &= S^* \cup T_1 \cup T_2. \end{aligned}$$

Let $T_3 = \{a + b + s \mid \forall s \in S^*\}$. Since $a, b \notin S^*$, we know that $a \notin S_2, b \notin S_1$ and $a + b \notin S_1 \cup S_2$. Therefore $T_3 \cap S_1 = T_3 \cap S_2 = \emptyset$. We know that $T_3 \subset S$ and $|T_3| = |S^*| = 2^{k-2}$. The sets S^*, T_1, T_2 and T_3 are disjoint to each other and the set $S^* \cup T_1 \cup T_2 \cup T_3$ contains 2^k elements and hence $S^* \cup T_1 \cup T_2 \cup T_3 = S$. The elements of S are partitioned into four equal sized subsets S^*, T_1, T_2 and T_3 (the subsets are called cosets in algebra terminology [17]) as shown in Fig. 4. The set T_i ($i = 1, 2, 3$) does not form a subspace and $S^* \subset L(T_i)$. If a subspace (say S_x) contains S^* and an element from T_i , then $T_i \subset S_x$. The subsets S^*, T_1, T_2 and T_3 are unique to any given two subspaces S_1 and S_2 .

(If): Assume that $S_1 \cap S_2 \cap S_3 = S^*$. The set $S_3 \cap T_1 = \emptyset$ since if $S_3 \cap T_1 \neq \emptyset$, then $T_1 \subset S_3$ and $S_3 = S_1$. Similarly the set $S_3 \cap T_2 = \emptyset$ since if $S_3 \cap T_2 \neq \emptyset$, then $T_2 \subset S_3$ and $S_3 = S_2$. Hence, $S_3 \cap T_3 \neq \emptyset$. Since $S^* \subset S_3$ and $T_3 \cap S_3 \neq \emptyset$, we have $T_3 \subset S_3$ and $S_3 = S^* \cup T_3$. Therefore $S_1 \cup S_2 \cup S_3 = S^* \cup T_1 \cup T_2 \cup T_3 = S$.

(Only If): Assume that $S_1 \cup S_2 \cup S_3 = S$. This implies $T_3 \subset S_3$. Since S_3 is a subspace, $S^* \subset L(T_3) \subseteq S_3$. Therefore $S_1 \cap S_2 \cap S_3 = S^*$. \square

Proof of Lemma 5:

Let S be the k^* -dimensional space generated by k^* independent test signals. Assume that all inputs in I_i for all $i > 2^{k^* - k + 1}$ have been assigned proper residues from S . Let input $\theta \in I_{2^{k^* - k + 1}}$ drive output O_j . Assume that k_j inputs (where $k_j \leq (k - 1)$) driving O_j have been assigned proper residues and the residue assignment for θ is under consideration. The residues assigned to k_j inputs span a k_j -dimensional subspace and none of the elements from this subspace can be assigned as a proper residue for θ . In other words, all the elements in this subspace are prohibited residues for θ . Since θ drives exactly $2^{k^* - k + 1}$ outputs, there are at most

2^{k^*-k+1} distinct subspaces of dimensions less than or equal to $(k-1)$ whose elements are prohibited residues for θ .

Lemma 2 states that S is composed of at least $(2^{k^*-k+1}+1)$ distinct subspaces of dimensions less than or equal to $(k-1)$. Thus, the total number of prohibited residues for θ is less than 2^{k^*} . Hence θ can be assigned a proper residue from S . Since θ is arbitrary, all inputs in $I_{2^{k^*-k+1}}$ can be assigned proper residues from S .

Similarly, it can be shown that the total number of prohibited residues is less than 2^{k^*} for any input in I_j for all $j < 2^{k^*-k+1}$. Hence, all inputs in I_j for all $j \leq 2^{k^*-k+1}$ can be assigned proper residues by k^* test signals. \square

Proof of Lemma 6: Let S be the k -dimensional space spanned by the k independent test signals. Assume that all inputs in I_5 and I_4 have been assigned proper residues from S . We shall show that all inputs in I_3 can also be assigned proper residues from S for any $(n, 5, k)$ circuit. The lemma follows for any (n, m, k) circuit with $m < 6$.

Let the five circuit outputs be denoted as O_1, O_2, O_3, O_4 , and O_5 , respectively. Let us sequentially assign proper residues to inputs in I_3 and assume that input $\theta \in I_3$ is under consideration for residue assignment. Let θ drive outputs O_1, O_2 , and O_3 . Each of these three outputs can have at most $(k-1)$ inputs that are already assigned proper residues. Let k_1, k_2 and k_3 inputs driving O_1, O_2 , and O_3 , respectively, be already assigned proper residues. Without loss of generality, assume $k_1 \leq k_2 \leq k_3 \leq (k-1)$. Let S_i ($i = 1, 2, 3$) be the subspace spanned by the residues assigned to k_i inputs driving O_i . The subspaces S_1, S_2 , and S_3 are of dimensions k_1, k_2 , and k_3 , respectively. The elements in $S_1 \cup S_2 \cup S_3$ are prohibited residues for θ . As per Lemma 1, we have $|S_1 \cap S_3| \geq 2^{k_1+k_3-k}$ and $|S_2 \cap S_3| \geq 2^{k_2+k_3-k}$. Hence, the total number of prohibited residues for θ is $|S_1 \cup S_2 \cup S_3| \leq 2^{k_1} + 2^{k_2} + 2^{k_3} - 2^{k_1+k_3-k} - 2^{k_2+k_3-k} \leq 2^k$. The equality is satisfied only for $k_1 = k_2 = k_3 = (k-1)$. That means any input θ in I_3 can be assigned a proper residue from S , provided the values of k_1, k_2 , and k_3 are not simultaneously equal to $(k-1)$. Since the circuit has only five outputs, there can be at most only one input in I_3 with $k_1 = k_2 = k_3 = (k-1)$. Let θ^* be the unique input in I_3 satisfying the condition $k_1 = k_2 = k_3 = (k-1)$. Therefore, all the inputs in I_3 except θ^* can be assigned proper residues from S . Input θ^* appears in O_1, O_2 , and O_3 as shown below

$$\begin{aligned} O_1 &:: \dots \theta'_1 \dots \theta^* \\ O_2 &:: \dots \theta'_2 \dots \theta^* \\ O_3 &:: \dots \theta'_3 \dots \theta^* \\ O_4 &:: \dots \theta'_1 \theta'_2 \theta'_3 \dots \\ O_5 &:: \dots \theta'_1 \theta'_2 \theta'_3 \dots \end{aligned}$$

Let $T = S_1 \cup S_2 \cup S_3$. Input θ^* can be assigned a proper residue as long as $T \subset S$. Let $T = S$ under a residue assignment for inputs in $I_3 - \{\theta^*\}$ so that θ^* cannot be assigned a proper residue from S . We shall show that there exists another residue assignment for inputs in $I_3 - \{\theta^*\}$ such that $T \subset S$ and θ^* can also be assigned a proper residue from S .

Let R_1, R_2 and R_3 be the sets of $(k-1)$ residues assigned to the remaining $(k-1)$ inputs driving O_1, O_2 , and O_3 ,

respectively. The $(k-1)$ -dimensional subspaces S_1, S_2 , and S_3 are spanned by the sets R_1, R_2 , and R_3 , respectively. Let $S^* = S_1 \cap S_2 \cap S_3$. Since $T = S$ by our assumption, S^* is a $(k-2)$ -dimensional subspace as per Lemma 3. Since $T = S$, there exists residues r_1, r_2 and r_3 unique to R_1, R_2 , and R_3 , respectively, such that $r_1 \notin S_2 \cup S_3, r_2 \notin S_1 \cup S_3$ and $r_3 \notin S_1 \cup S_2$. Following similar arguments used in the proof sketch of Lemma 3, we can show that

$$\begin{aligned} S_1 &= S^* \cup \{r_1 + s \mid \forall s \in S^*\} \\ S_2 &= S^* \cup \{r_2 + s \mid \forall s \in S^*\} \\ S_3 &= S^* \cup \{r_3 + s \mid \forall s \in S^*\}. \end{aligned}$$

Let $T_1 = \{r_1 + s \mid \forall s \in S^*\}, T_2 = \{r_2 + s \mid \forall s \in S^*\}$ and $T_3 = \{r_3 + s \mid \forall s \in S^*\}$. Since $T = S$, Lemma 3 implies that the set $\{r_1 + r_2 + s \mid \forall s \in S^*\}$ must be equal to T_3 . In other words, r_3 must be equal to $(r_1 + r_2 + s^*)$ where $s^* \in S^*$.

Let inputs θ'_1, θ'_2 , and θ'_3 drive outputs O_1, O_2 and O_3 (as shown above) and be assigned the residues r_1, r_2 , and r_3 , respectively. Since the residues r_1, r_2 , and r_3 are unique to R_1, R_2 , and R_3 , the inputs θ'_1, θ'_2 , and θ'_3 are also unique to O_1, O_2 , and O_3 , respectively. Inputs θ'_1, θ'_2 , and θ'_3 cannot belong to I_4 or I_5 and hence must belong to I_3 . This implies the last two outputs O_4 and O_5 must be driven by all three inputs θ'_1, θ'_2 , and θ'_3 as shown above.

We shall show that the residue $r'_3 = (r_1 + s^*)$ instead of $r_3 = (r_1 + r_2 + s^*)$ is still a proper residue for input θ'_3 . Input θ'_3 drives O_3, O_4 , and O_5 . Let us consider O_3 and show that r'_3 can also be assigned as a proper residue for θ'_3 instead of r_3 . Since $r_1 \notin S_3$, we infer that $r'_3 \notin S_3$. Since $L(R_3 - \{r_3\}) \subset S_3$, we know that $r'_3 \notin L(R_3 - \{r_3\})$. Hence, r'_3 is linearly independent with the residues in $(R_3 - \{r_3\})$ and r'_3 instead of r_3 can be assigned as a proper residue for θ'_3 as far as O_3 is concerned. Next, let us consider O_4 . Let R_4 be the set of linearly independent residues assigned to the inputs driving O_4 . Since the inputs θ'_1, θ'_2 , and θ'_3 appear together in $O_4, \{r_1, r_2, r_3\} \subset R_4$. Since $r_3 \notin L(R_4 - \{r_3\}), r_2 \in L(R_4 - \{r_3\})$ and $r'_3 = (r_3 + r_2)$, we infer that $r'_3 \notin L(R_4 - \{r_3\})$. Therefore, r'_3 instead of r_3 can be assigned as a proper residue for θ'_3 as far as O_4 is concerned. Similarly, it can be shown that r'_3 instead of r_3 can be assigned as a proper residue for θ'_3 as far as O_5 is concerned. Thus we reassign r'_3 instead of r_3 as a proper residue for θ'_3 .

Let $R'_3 = R_3 - \{r_3\} + \{r'_3\}$ and $S'_3 = L(R'_3)$. By the reassignment process R'_3 instead of R_3 becomes the set of $(k-1)$ residues assigned to the remaining $(k-1)$ inputs driving O_3 . Since $r_2 \notin L(R_3) = S_3$, we know that $r_2 \notin L(R_3 - \{r_3\})$. Since $r_2 \notin L(R_3 - \{r_3\}), r_3 \notin L(R_3 - \{r_3\})$ and $r'_3 = r_2 + r_3$, we infer that $r_2 \notin L(R'_3) = S'_3$ and $r_3 \notin L(R'_3) = S'_3$. Since $r_3 \notin S_1 \cup S_2$, we infer $r_3 \notin S_1 \cup S_2 \cup S'_3$ and therefore θ^* can be assigned r_3 as a proper residue. Thus all inputs in I_3 can be assigned proper residues from S . \square

Proof of Theorem 3: Consider any (n, m, k) circuit with $m < 6$. Since the maximum cone size of the circuit is k , it requires at least k independent test signals for pseudoexhaustive testing. Let S be the k -dimensional space spanned by the basis $B = \{1, x, x^2, \dots, x^{k-1}\}$ (representing k independent test signals). We only need to show that all inputs in I_5 and

I_4 can be assigned proper residues from S . Inputs in I_3 are guaranteed of proper residues from S as per Lemma 6. Inputs in I_2 and I_1 are guaranteed of proper residues from S as per Corollary 2.

Case $m = 4$: Let $|I_4| = k_4$. Since each output is driven by all inputs in I_4 and the maximum cone size for the circuit is k , $k_4 \leq k$. Hence all inputs in I_4 can be assigned proper residues by selecting k_4 elements $\{1, x, x^2, \dots, x^{k_4-1}\}$ of B . Hence, the circuit is a MTC circuit.

Case $m = 5$: Let $|I_5| = k_5$ and $|I_4| = k_4$. Since each output is driven by all inputs in I_5 and the maximum cone size for the circuit is k , $k_5 \leq k$. Inputs in I_5 can be assigned proper residues by selecting k_5 elements $\{1, x, x^2, \dots, x^{k_5-1}\}$ of B . We shall consider inputs in I_4 and assign proper residues from the subspace spanned by the remaining $(k - k_5)$ elements $\{x^{k_5}, x^{k_5+1}, \dots, x^{k-1}\}$ of B .

Let the five circuits outputs be denoted as O_1, O_2, O_3, O_4 , and O_5 , respectively. Partition the inputs in I_4 into five subsets $I_{4,1}, I_{4,2}, \dots, I_{4,5}$ such that $I_{4,i} = \{\text{inputs that do not drive } O_i\}$ ($i = 1, 2, \dots, 5$). Let $|I_{4,i}| = k_{4,i}$ ($i = 1, 2, \dots, 5$). Without loss of generality, assume that $I_{4,5}$ is the smallest subset among the five subsets. Select one input (say θ'_i) from each $I_{4,i}$ and form the input set $I = \{\theta'_1, \theta'_2, \theta'_3, \theta'_4, \text{ and } \theta'_5\}$. Note that only four inputs from I appear together in any output as shown below

$$\begin{aligned} O_1 &:: \dots \theta'_5 \theta'_4 \theta'_3 \theta'_2 \dots \\ O_2 &:: \dots \theta'_5 \theta'_4 \theta'_3 \theta'_1 \dots \\ O_3 &:: \dots \theta'_5 \theta'_4 \theta'_2 \theta'_1 \dots \\ O_4 &:: \dots \theta'_5 \theta'_3 \theta'_2 \theta'_1 \dots \\ O_5 &:: \dots \theta'_4 \theta'_3 \theta'_2 \theta'_1 \dots \end{aligned}$$

The inputs in I completely occupy four columns in the cone dependencies. Consider a four-dimensional (4-D) subspace spanned by the four elements $\{x^{k_5}, x^{k_5+1}, x^{k_5+2}, \text{ and } x^{k_5+3}\}$ of B . We shall assign the five residues $\{x^{k_5}, x^{k_5+1}, x^{k_5+2}, x^{k_5+3}, x^{k_5} + x^{k_5+1} + x^{k_5+2} + x^{k_5+3}\}$ to the five inputs in I . Since only any four inputs from I appear together in any output, this assignment ensures proper residues to all inputs in I . This process is repeated until all inputs are selected from $I_{4,5}$. Thus, $5k_{4,5}$ inputs in I_4 are assigned proper residues from the subspace spanned by $4k_{4,5}$ elements of B .

The remaining $(k_4 - 5k_{4,5})$ inputs in I_4 need to be assigned proper residues from the subspace spanned by the remaining $(k - k_5 - 4k_{4,5})$ elements in B . Since none of the remaining inputs in I_4 belong to $I_{4,5}$, all of them drive O_5 . Also, all k_5 inputs in I_5 and $4k_{4,5}$ inputs in I_4 drive O_5 . Hence, the total number of inputs driving O_5 must be greater than or equal to $(k_5 + 4k_{4,5} + k_4 - 5k_{4,5}) = (k_5 + k_4 - k_{4,5})$. Since the maximum cone size for the circuit is k , we have $k \geq k_5 + k_4 - k_{4,5}$ which implies $k - k_5 - 4k_{4,5} \geq k_4 - 5k_{4,5}$. Hence, we have the number of remaining elements in B is greater than or equal to the number of remaining inputs in I_4 and we can assign each of the remaining elements in B to each of the remaining inputs in I_4 . Thus all inputs in I_5 and I_4 can be assigned proper residues from S . Hence the circuit is a MTC circuit. \square

Proof of Theorem 6: An (n, m, k) circuit can be pseudoexhaustively tested by k^* independent test signals if all in-

puts can be assigned proper residues from the k^* -dimensional space (say S). Inputs θ_1 through θ_n are considered in succession for residue assignment. Let us assume that inputs θ_1 through θ_{i-1} have been successfully assigned proper residues and input θ_i is under consideration. We shall explore the feasibility of assigning a proper residue for θ_i from S .

Consider an output O_{j^*} in which θ_i appears at position p_i^* among the input dependencies. For this output, θ_i appears along with $(p_i^* - 1)$ inputs that have been already assigned proper residues. These $(p_i^* - 1)$ residues span a $(p_i^* - 1)$ -dimensional subspace (say S_{j^*}) and all the elements in this subspace are prohibited residues for θ_i . Consider another output O_j with $p_{i,j} > 0$ and hence $f_{i,j} = 1$. For O_j , θ_i appears along with $(p_{i,j} - 1)$ inputs that have been already assigned proper residues. These residues span a $(p_{i,j} - 1)$ -dimensional space (say S_j) and all the elements in this space are prohibited residues for θ_i . From Lemma 1, we know that subspaces S_{j^*} and S_j have at least $\lceil 2^{p_i^* + p_{i,j} - 2 - k^*} \rceil$ common elements. Hence, the number of prohibited residues for θ_i due to O_{j^*} and O_j is given by

$$\begin{aligned} |S_{j^*} \cup S_j| &= |S_{j^*}| + |S_j| - |S_{j^*} \cap S_j| \\ &\leq 2^{p_i^* - 1} + 2^{p_{i,j} - 1} - \lceil 2^{p_i^* + p_{i,j} - 2 - k^*} \rceil. \end{aligned}$$

Considering all outputs driven by θ_i , the total number of prohibited residues for θ_i is given by

$$\begin{aligned} &\left| \bigcup_{j=1; p_{i,j} > 0}^m S_j \right| \\ &\leq |S_{j^*}| + \sum_{j=1; j \neq j^*}^m f_{i,j} \{|S_j| - |S_{j^*} \cap S_j|\} \\ &\leq 2^{p_i^* - 1} + \sum_{j=1; j \neq j^*}^m f_{i,j} \{2^{p_{i,j} - 1} - \lceil 2^{p_i^* + p_{i,j} - 2 - k^*} \rceil\} \\ &= \lceil 2^{2p_i^* - 2 - k^*} \rceil + \sum_{j=1}^m f_{i,j} \{2^{p_{i,j} - 1} - \lceil 2^{p_i^* + p_{i,j} - 2 - k^*} \rceil\}. \end{aligned}$$

Thus, the expression on the LHS of Inequality (3) gives an upper bound on the total number of prohibited residues for θ_i . As long as this expression is less than 2^{k^*} , a proper residue from S is guaranteed for θ_i . Hence, the satisfiability of Inequality (3) for all inputs guarantees the existence of proper residues for all inputs in the space generated by k^* independent test signals. \square

Proof of Theorem 10: The following is an extension of the arguments presented in [5]. Let us consider output O_j and determine an upper bound on the number of inapplicable primitive polynomials of degree k^* for this output. Let the input dependencies of O_j contain input θ_i in $p_{i,j}$ th position. Let inputs $\theta_{i_1}, \theta_{i_2}, \dots, \theta_{i_{p_{i,j}-1}}$ appear in positions 1 through $(p_{i,j} - 1)$ respectively for this output. An applicable primitive polynomial $P(x)$ of degree k^* should ensure that the residues $\{x^{i_1} \bmod P(x), x^{i_2} \bmod P(x), \dots,$

$x^{i_{p_i,j-1}} \bmod P(x)$, $x^i \bmod P(x)$ are linearly independent. In other words, each polynomial $Q(x)$ of the form $x^i + \sum_{q=1}^{p_i,j-1} a_q x^{i_q}$ (where $a_q = 0$ or 1 and not all of them are zeros) must not be divisible by $P(x)$. There are $(2^{p_i,j-1} - 1)$ such polynomials $Q(x)$ of degree i . Each one of the polynomials $Q(x)$ is divisible by no more than i/k^* distinct primitive polynomials of degree k^* . Therefore, an upper bound on the number of inapplicable primitive polynomials of degree k^* that may assign linearly dependent residues to some inputs in the set $\{\theta_{i_1}, \theta_{i_2}, \dots, \theta_{i_{p_i,j-1}}, \theta_i\}$ driving O_j is given by the expression $E_{i,j} = (i/k^*)(2^{p_i,j-1} - 1)$. Summing up $E_{i,j}$ for all values of $i \geq k^*$ yields an upper bound on the number of inapplicable primitive polynomials of degree k^* for O_j . There is no need to consider any $Q(x)$ polynomial of degree less than k^* since the primitive polynomial $P(x)$ is of degree k^* . The boolean variable $f_{i,j}$ ensures that only those inputs that drive O_j are considered.

Again summing up for all values of j yields an upper bound on the total number of inapplicable primitive polynomials of degree k^* for all circuit outputs. This double summation is given by the LHS expression of Inequality (4).

Theorem 9 states that the total number of primitive polynomials of degree k^* is given by $\Phi(2^{k^*} - 1)/k^*$. To ensure that the total number of inapplicable primitive polynomials of degree k^* is less than the total number of primitive polynomials of degree k^* , we must have

$$\begin{aligned} \sum_{j=1}^m \sum_{i=k^*}^n i/k^* \times f_{i,j} (2^{p_i,j-1} - 1) &< \Phi(2^{k^*} - 1)/k^* \\ \Rightarrow \sum_{j=1}^m \sum_{i=k^*}^n i \times f_{i,j} (2^{p_i,j-1} - 1) &< \Phi(2^{k^*} - 1) \approx 2^{k^*} - 1. \end{aligned}$$

Thus, the satisfiability of Inequality (4) guarantees a primitive polynomial of degree k^* applicable to all outputs. \square

Proof of Theorem 11: It has been shown in [5] that a simple LFSR/SR of degree \hat{k}^* is sufficient for pseudoexhaustive testing of an (n, m, k) circuit if \hat{k}^* satisfies the inequality

$$n \times m \times (2^k - 1) < \Phi(2^{\hat{k}^*} - 1) \approx 2^{\hat{k}^*} - 1. \quad (5)$$

We shall show that the value of k^* in Inequality (4) is bounded above by the value of \hat{k}^* in Inequality (5).

Let E_j denote the expression $\sum_{i=k^*}^n i \times f_{i,j} \times (2^{p_i,j-1} - 1)$. The LHS expression of Inequality (4) can be expressed as $\sum_{j=1}^m E_j$. Consider the input dependencies for output O_j given by the ordered set $\{\theta_{i_1}, \theta_{i_2}, \dots, \theta_{i_k}\}$. For this output

$$\begin{aligned} E_j &= \sum_{i=k^*}^n i \times f_{i,j} \times (2^{p_i,j-1} - 1) \\ &\leq \sum_{q=1}^k i_q \times (2^{q-1} - 1) \\ &\leq n \times \sum_{q=1}^k (2^{q-1} - 1) \quad (\text{since } i_q \leq n) \\ &< n \times (2^k - 1). \end{aligned}$$

Hence

$$\sum_{j=1}^m E_j < \sum_{j=1}^m n \times (2^k - 1) = m \times n \times (2^k - 1).$$

Thus, the LHS expression of Inequality (4) is smaller than the LHS expression in Inequality (5) and hence k^* in Inequality (4) is bounded above by \hat{k}^* in Inequality (5). \square

REFERENCES

- [1] E. J. McCluskey, "Verification testing—A pseudoexhaustive test technique," *IEEE Trans. Comput.*, vol. C-33, pp. 541–546, June 1984.
- [2] M. Abramovici, M. A. Breuer, and A. D. Friedman, *Digital Systems Testing and Testable Design*. New York: IEEE Press, 1994.
- [3] S. B. Akers, "On the use of linear sums in exhaustive testing," in *Proc. 15th Int. Symp. Fault-Tolerant Computing*, June 1985, pp. 148–153.
- [4] C. H. Chen, "BISTSYN—A built-in self-test synthesizer," in *Proc. Int. Conf. Computer Aided Design*, 1991, pp. 240–243.
- [5] Z. Barzilai, D. Coppersmith, and A. Rosenberg, "Exhaustive bit pattern generation in discontinuous positions with applications to VLSI testing," *IEEE Trans. Comput.*, vol. C-32, pp. 190–194, Feb. 1983.
- [6] D. Kagaris and S. Tragoudas, "Cost-effective LFSR synthesis for optimal pseudo-exhaustive BIST test sets," *IEEE Trans. VLSI Syst.*, vol. 1, pp. 526–536, Dec. 1993.
- [7] L. T. Wang and E. J. McCluskey, "Circuits for pseudoexhaustive test pattern generation," *IEEE Trans. Computer-Aided Design*, vol. 7, pp. 1068–1080, Oct. 1988.
- [8] J. G. Udell, "Reconfigurable hardware for pseudo-exhaustive test," in *Proc. Int. Test Conf.*, Sept. 1988, pp. 522–530.
- [9] W. B. Jone and C. A. Papachristou, "A coordinated approach to partitioning and test pattern generation for pseudoexhaustive testing," in *Proc. Design Automation Conf.*, June 1989, pp. 525–530.
- [10] S. Hellebrand, H.-J. Wunderlich, and O. F. Haberl, "Generating pseudo-exhaustive vectors for external testing," in *Proc. Int. Test Conf.*, Sept. 1990, pp. 670–679.
- [11] R. Srinivasan, S. K. Gupta, and M. A. Breuer, "Bounds on pseudo-exhaustive test lengths," Univ. Southern California, Tech. Rep. CENG 96-09, 1996.
- [12] R. Srinivasan, S. K. Gupta, and M. A. Breuer, "Novel test pattern generators for pseudo-exhaustive testing," in *Proc. Int. Test Conf.*, Oct. 1993, pp. 1041–1050.
- [13] F. Brglez and H. Fujiwara, "A neutral netlist of ten combinational benchmark circuits and a target translator in FORTRAN," in *Proc. Int. Symp. Circuits Syst.*, June 1985, pp. 663–698.
- [14] F. Brglez et al., "Combination profiles of sequential benchmark circuits," in *Proc. Int. Symp. Circuits Syst.*, May 1989, pp. 1929–1934.
- [15] R. Srinivasan, S. K. Gupta, and M. A. Breuer, "An efficient partitioning strategy for pseudo-exhaustive testing," in *Proc. Design Automation Conf.*, June 1993, pp. 242–248.
- [16] S. W. Golomb, *Shift Register Sequences*. Laguna Hills, CA: Aegean Park, 1982.
- [17] I. N. Herstein, *Topics in Algebra*. New York: Xerox College Press, 1975.



Rajagopalan Srinivasan (S'87–M'95) received the B.Tech. degree in electrical engineering and electronics from Indian Institute of Technology, Madras, India, in 1986, the M.E. degree in electrical communication engineering from Indian Institute of Science, Bangalore, India, in 1988, and the M.S. and Ph.D. degrees in computer engineering from University of Southern California, Los Angeles, in 1990 and 1994, respectively.

From 1994 to 1997, he worked as CAD Engineer for the Corporate CAD Department of Sun Microsystems, Menlo Park, CA. Since July 1997, he is a Member of Technical Staff at the Engineering Research Center of Lucent Technologies Bell Laboratories, Princeton, NJ. His current research interests include design-for-testability, built-in self-test, computer-aided design and verification of VLSI circuits.



Sandeep K. Gupta (S'87–M'91) received the Bachelor's degree in electrical engineering from the Indian Institute of Technology, Kharagpur, India, in 1985 and the M.S. and Ph.D. degrees in electrical and computer engineering from the University of Massachusetts, Amherst, in 1989 and 1991, respectively.

Since then he has been with the Department of Electrical Engineering-Systems at the University of Southern California (USC), Los Angeles, where he is currently an Associate Professor. He is also a CoDirector of USC's M.S. Program in VLSI Design. His research interests are in the area of VLSI testing and design and is currently involved in projects on built-in self-test, delay testing and diagnosis of digital circuits, and test and validation of deep submicron, high-speed circuits.

Dr. Gupta is a recipient of the National Science Foundation's Research Initiation Award in 1992 and CAREER Award in 1995.



Melvin A. Breuer (S'58–M'65–SM'73–F'85) received the Ph.D. degree in electrical engineering from the University of California, Berkeley.

He is currently a Professor of both Electrical Engineering and Computer Science at the University of Southern California, Los Angeles, and is the Charles Lee Powell Professor of Computer Engineering. From 1991 to 1994, he was Chairman of the Department of Electrical Engineering—Systems. His main interests are in the area of computer aided design of digital systems, design-for-test and built-in self-test, and VLSI circuits. He is the editor and coauthor of *Design Automation of Digital Systems: Theory and Techniques* (Englewood Cliffs, NJ: Prentice-Hall); editor of *Digital Systems Design Automation: Languages, Simulation and Data Base* (Rockville, MD: Computer Science); coauthor of *Diagnosis and Reliable Design of Digital Systems* (Rockville, MD: Computer Science); coeditor of *Computer Hardware Description Languages and their Applications* (Amsterdam, The Netherlands: North-Holland); coeditor and contributor to *Knowledge Based Systems for Test and Diagnosis* (Amsterdam, The Netherlands, North-Holland); and is coauthor of *Digital System Testing and Testable Design* (Rockville, MD: Computer Science, 1990 and reprinted in 1995 by the IEEE Press). He has published over 180 technical papers.

Dr. Breuer is on the Editorial Board of the *Journal of Electronic Testing*, and was formerly the Editor-in-Chief of the *Journal of Design Automation and Fault Tolerant Computing*. He was a Fulbright-Hays Scholar in 1972, received the 1991 Associates Award for Creativity in Research and Scholarship from the University of Southern California, Los Angeles, the 1991 University of Southern California (USC) School of Engineering Award for Exceptional Service, and the IEEE Computer Society's 1993 Taylor L. Booth Education Award.